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Abstract
In this thesis, I present electronic circuit systems that mimic collective analog com-
putation found in biology. By combining the advantages of analog and digital compu-
tation, these systems can lead to highly complex, rapid, and energy-efficient systems
such as an analog supercomputer that is capable of simulating a great number of bio-
chemical reactions in cells. To this end, I first implement a neuron-inspired collective
analog adder in a standard 0.5 µm CMOS process. It serves as a prototype system
that visualizes fundamental design ideas and techniques for building a collective ana-
log computation system. Next, I build a cell-inspired analog circuit system which
efficiently models bacterial genetic circuits in a cell, which can provide a powerful
modeling and simulation tool for the design and analysis of circuits in synthetic and
systems biology.
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Chapter 1
Introduction
This chapter provides explanations for the two important notions which constitute
the title of the thesis: bio-inspired systems and collective analog computation.
1.1 Bio-Inspired Systems
The achievements of mankind that have been made so far in science and technology
are brilliant. Nonetheless, we still cannot help feeling awe when standing in front of
a magnificent scenery created by nature. In fact, the scenery might not be as mirac-
ulous as “us”; our body itself is already an incredibly sophisticated and optimized
masterpiece which is not comparable to human-made creations. Our brain, for exam-
ple, is the most complex system in the world. From the viewpoint of electronics, each
computational unit of a brain, a neuron, consumes only 0.66 nW of power and has a
striking energy efficiency of 0.24 fJ/FLOP in average [13]. This is at least five orders
of magnitude more energy-efficient than the most energy-efficient microprocessor in
the world. A human cell, additionally, averagely consumes only 0.8 pW to sustain our
body [13]. More surprisingly, although one cell is already an awe-inspiring system,
about 100 trillion cells exist in our body, and they organically collaborate with each
other to function reliably in a highly noisy environment.
If nature is full of such miracles, why can’t we borrow wisdom from them? Needless
to say, it would be a clever idea to take inspiration from how biological systems work.
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Therefore, it is not surprising that people have already been doing it directly and
indirectly since a long time ago: The pioneers of the skies, the Wright Brothers,
would not have developed their aircraft if they had not been inspired by the bird-
flight. The learning process of human, also, has been inspiring scientists who study
machine learning and bio-inspired computing algorithms. Electrical engineers have
been inspired by biology too. Specifically, they named special categories of bio-
inspired electronics, so-called cytomorphic electronics and neuromorphic electronics,
whose sources of inspiration are cellular biology and neurobiology, respectively [13,
10]. Several efforts that have been made in those fields have led to outstanding
accomplishments such as an RF cochlea, a bio-inspired analog-to-digital converter,
a bio-inspired noise-reduction algorithm, and so on [9, 17, 16]. These projects have
proved that unconventional structures inspired by nature could let us nearly reach
the fundamental limits of physics.
The two systems that are designed in this thesis are also bio-inspired systems.
First, the collective analog adder is inspired by the hybrid analog-digital signal pro-
cessing of neurons in the brain. It extensively ports the analog internal computation
and the spike-interaction scheme of neurons to electronic systems. The second work,
the analog circuit models of bacterial genetic circuits, is inspired by the deep similari-
ties between chemical reactions and transistor operations. Thus, rather than directly
adopting a certain aspect of biology, this work was triggered by the common ground
between biology and electronics. More interestingly, the purpose of the work is in
turn to understand the phenomena of nature more deeply; through the modeling of
gene-protein interactions in cells, we are able to simulate cell operations, reveal un-
known networks, and design new systems in a cell, via interdisciplinary research with
synthetic biologists.
In this sense, the study on the bio-inspired systems can be view as a positive
feedback network. If we build bio-inspired systems and use them to discover more in
biology, biology will give us more to be inspired by. Eventually, bio-inspired researches
will bring about enormous benefits in the future.
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Figure 1-1: A simplified structure of a neuron. Figure adapted from [13].
1.2 Collective Analog Computation
1.2.1 Collective Analog Computation in Biology
The primary motif of this thesis, collective analog computation, refers to the use of
several moderate-precision analog units that collectively operates to compute func-
tions with higher precision [12]. It thereby enables the implementation of a highly
energy-efficient as well as robust system even in a noisy environment.
In fact, it is one of the key ideas which was brought from biology. Some examples
include computation in a neuronal network within a brain and computation in a gene-
protein network within a cell. In both networks, each computing unit (a neuron/a
gene) is a low signal-to-noise ratio (SNR) analog unit. However, it sends and receives
digital-like signals (a spike/an mRNA transcript) to interact with other units [13].
The consequence of this scheme is a system with marvelous energy efficiency, as
mentioned in Section 1.1. This fact inspires us that we might be able to apply the
paradigm of collective analog computation to electronic systems to obtain high energy
efficiency.
Inspecting the detailed operation of a neuronal network, we can earn some insight,
especially by observing analog and digital behaviors of the network. Figure 1-1 shows
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a simplified structure of a typical neuron [13]. First, the synapses of the dendrite can
be regarded as an input terminal, which senses an all-or-none discrete event called an
action potential coming from other neurons. The dendrite then processes this received
information (action potential) in a “graded nonlinear” manner. The resulting output
is again the action potential generated near the soma, and the axon carries it to other
neurons.
Therefore, a digital-like communication using spikes is seen among dendrites and
axons, and the internal signal processing of a neuron is more like analog. Furthermore,
based on how this analog processing is performed, we can say that the interval between
the spikes contains analog information [14]. In other words, it is the “frequency” of the
spike that represents meaningful information, including the intensity of a stimulus.
1.2.2 Motivation for Collective Analog Computation in Elec-
tronic Circuit Systems
The feasibility of the collective analog computation can also be found from investigat-
ing the pros and cons of analog and digital circuits. When building an analog circuit,
we exploit fundamental physical functions of devices such as current-voltage curves
of transistors, Kirchoff’s Current Law and Voltage Law, differential characteristics of
capacitors and inductors, and so on. This means there is “minimal” encapsulation
or abstraction of these functions so that the amount of information extracted from
each device is large [12]. Thus, we can generally build a power and area-efficient
system with analog circuits when the noise level is insignificant, i.e., when the desired
precision is low. When the precision becomes higher, however, the thermal noise and
1/f noise which is unavoidable in any circuit system come into effect and eventually
decrease the efficiency of the system.
On the other hand, in digital circuits, the information from transistors is dis-
carded except “on” or “off” states of the transistors; that is, the transistors are only
considered as switches having the level of either 1 or 0. By sacrificing the amount
of information and in turn efficiency at low precision, digital circuits have obtained
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robustness to noise and scalability which is essential to building high-precision and
high-complexity systems. Thus, digital circuits have enabled us to reliably build a
gigantic system such as a computer having millions or billions of transistors.
Figure 1-2, showing the power and area costs of analog and digital circuits for
given SNR [12], graphically accounts for the advantages and disadvantages of analog
and digital circuits. It should be noted that the increase rate of computation cost
is much slower for digital circuits. Thus, at low-precision, analog computation is
cheaper, whereas at high-precision, digital computation is cheaper. The crossover
point depends on the given task, technology, and so on. Analog circuits are eventually
limited by either 1/f noise or thermal noise.
These evident advantages and disadvantages of analog and digital circuits have
encouraged us to pursue an optimal method to build a maximally energy-efficient
system: collective analog computation or hybrid computation. It makes an effort
to optimally combine the low cost advantage of analog circuits at low precision and
scalable property of digital circuits.
1.2.3 A Toy Example to Compare Analog, Digital, and Col-
lective Analog Computation
To clearly compare analog, digital, and collective analog computation, a simple toy
example is discussed in this section.
Figure 1-3 describes the difference between analog, digital, and collective analog
computation [14]. When it comes to building a 12-bit pulse counter, a fully digital
solution is to connect twelve identical 1-bit counters (implemented with flip flops) as
shown in Figure 1-3(a). Since the power and area cost for a single 1-bit counter is
now “multiplied by 12,” the total cost might not be the optimum. Thus, we consider
other options.
Next, building the same circuit with only analog components requires one 12-bit
precision unit (most likely to be with a voltage comparator and capacitors which
store voltages) as shown in Figure 1-3(b). However, the power consumption of a
21
Figure 1-2: Power and area costs of analog and digital circuits. Figure adapted from
[12].
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Figure 1-3: The implementation of a 12-bit pulse counter in (a) digital, (b) analog,
and (c) collective analog systems. Figure adapted from [14].
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12-bit precision comparator is fairly high, because of a small voltage difference that
needs to be detected.
Figure 1-3(c), finally, represents a collective analog implementation of the same
12-bit counter, where one 12-bit precision unit is divided into three 4-bit precision
units. These moderate-precision units can be built in a highly energy-efficient man-
ner. Therefore, if we properly select the number of bits in each unit based on the
computational cost in Figure 1-2, this collective analog system would be the best
solution among the three systems in Figure 1-3. It should be noted that an overflow
signal is conveyed to the next unit in the form of a spike. This is a digital-like way of
performing communication between each analog unit, which provides robustness and
scalability to the collective analog system.
1.2.4 A Broader Definition of Collective Analog Computa-
tion
The last important point about the collective analog computation is that it is possible
to use the term more extensively to indicate the combined (hybrid) use of analog and
digital circuits in a system with active interaction with each other [13]. The first
type of such system is a system with an analog pre-processing of incoming signals
prior to analog-to-digital conversion. Another type is a hybrid state machine which
consists of an analog computational unit and a digital finite state machine, both
of which storing their own states and feeding back signals to each other [12]. A
successive approximation ADC, for example, has a comparator as an analog element.
The output pulse it generates is fed into some digital circuits that determine the
parameters of a DAC. The output bits of the DAC is in turn used to set an analog
voltage input to the comparator.
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Chapter 2
Neuron-Inspired Collective Analog
Adder
2.1 Introduction
As explained in Section 1.1, collective analog computation in a neuronal network
based on analog core computation and digital-like spike-communication results in
extremely high energy efficiency in the network [14]. In this chapter, I implement a
prototype of a collective analog computation system that reflects this computational
philosophy of the neuron. To this end, a 4-bit adder, which is generally built in digital
circuits, is designed here in a collective analog fashion. I also show that the adder
possesses the same scalable property as digital circuits such that many 4-bit adders
can interact with each other to form an adder with a higher resolution.
The design of the collective analog adder will give us some insight on how to utilize
this unique computation paradigm to build ultra energy-efficient and noise-tolerant
systems in silicon. The paradigm emphasizes on the intense use of both analog and
digital circuits and optimum balance between them. Active communication among
many moderate percision units and periodic conversion between analog and digital
signal representation are also the keys to the realization of the system.
Digital circuits are so fast, small, easy-to-use, and robust that more and more
systems rely on the digital circuits as much as possible. Their powerfulness can-
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not be questioned. This research is thus not aimed at surpassing the performance
of digital circuits. Rather, as a foundational work, we prove the functionality and
robustness of the collective analog system. While designing the prototype, general
ideas for implementing such system are developed, including the sequence of compu-
tation, interaction scheme between units, timing rules, and essential components of
the system. Furthermore, several non-idealities and corresponding error correction
mechanisms are studied. Finally, test-chips are fabricated using On-Semi 0.5 µm
CMOS technology.
2.2 General Considerations for Designing a Col-
lective Analog Computation System
There exist four practical considerations to build a robust and energy-efficient collec-
tive analog system. They are not fixed rules, however, that they can be applied with
flexibility.
A Moderate-Precision Analog Core
The key idea of the collective analog computation is that many “moderate-precision”
units are collectively operating to compute a certain function [13]. In this statement,
“moderate-percision” can be directly interpreted as “energy-efficient.” In other words,
it means that at the expense of the precision, we need to maximally increase the
energy (and area) efficiency of the unit. Furthermore, as mentioned in Section 1.2.2,
under the condition of moderate-precision, analog circuits exhibit greater efficiency
than digital circuits. Therefore, the computation core of each unit should be made by
combining analog components that fully utilize analog functions described in Section
1.2.2.
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Energy and Area-Efficient Digital Components
Digital circuits in the collective analog system can take part in some of the core
computation or help analog circuits function properly. For example, a finite state
machine can be used to control the sequence of computation. A digital calibration
unit can be used to maintain the precision of the analog core by adaptively adjusting
the parameters. Sometimes we need registers or SRAMs to store some variables or
the connectivity information of the system. Circuits performing conversions between
analog and digital signals are also important.
Thus, several digital components playing a crucial role can exist in the system.
As a result, their energy efficiency as well as reliability should not be underestimated.
Their power or area can otherwise dominate the total cost. Therefore, the simple
and energy-efficient design of the digital components is as important as the analog
core design. Techniques to decrease power consumption of the digital circuits such as
MTCMOS or turning off unused digital circuits should be considered.
Defining the Scope of Analog/Digital Domains and Interaction Schemes
Signals can be sent and received as an analog/digital voltage or an analog/digital
current. For example, in the collective analog adder system designed in this thesis,
the internal variable for the main computation is an analog voltage and a digital spike
is used for the communication. In the bacterial circuit model, signals are represented
as both analog and digital currents. The optimum signal representation is dependent
on each application.
The use of analog variables for conveying signals inside a unit can save costs for
performing A/D and D/A conversions. However, at some point we need to encapsulate
analog circuits with digital circuits and use digital signals for outer communication,
just as neurons interact with each other by the all-or-none spike event; this would
guarantee the scalability as well as the reliable communication in noisy environment.
If a higher number of connections per node is required, it is much important to have
a simpler outer communication.
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As implied in the above paragraph, for all systems that use both analog and digital
signals, it is important to determine how to divide the workload between analog and
digital domains. This is a matter of optimization. If the digitization is too early,
the energy-efficient property of the analog circuit might not be fully exploited or the
information to be digitized might be too large, which lowers the overall efficiency. If
the digitization is too late, the cost for the analog circuits to maintain their precision
is increased [12]. Therefore, it is crucial to analyze the given system and select
the optimum point to perform the digitization, based on the computation cost and
communication cost of the system.
Periodic Restoration and Calibration of Analog Variables
It is difficult for analog circuits to retain analog variables or maintain their preci-
sion for a long time due to inherent noise, offset, and leakage problems. Therefore,
before the error accumulates, analog variables/components should be periodically re-
stored/calibrated [13]. The periodic restoration is normally done by the digitization of
the analog variables. The reading function in the collective analog adder system and
the saturating behavior of the differential pair transistors in the gene-protein network
are examples of this digitization. Digitized data can be stored in digital memories
such as registers or RAMs and converted back to analog variables whenever necessary.
Examples of the periodic calibration include the autozeroing of the comparator and
the digital calibration of the reference voltage in the collective analog adder system.
Those methods guarantee that the adder always produces the correct answer. For
the maximum efficiency of the system, the frequency of the calibration should be
minimized.
2.3 Basic Operation
This section is to explain the fundamental operating mechanism of the designed col-
lective analog adder.
The adder is a simple transformation of the collective analog pulse counting system
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Figure 2-1: Addition is basically done by charging a capacitor with a current source.
When C and IREF are constant, VC is proportional to TON .
in Figure 1-3(c). The only difference is that two 4-bit numbers are added to each 4-
bit unit as inputs. The spike in Figure 1-3(c) corresponds to the carry signal of the
adder. Each unit computes a simple 4-bit addition just as a 4-bit digital adder which
receives two 4-bit digital numbers and a carry-in signal as inputs, and generates
a sum and a carry-out signal as outputs. However, it is different from the digital
adder in that the core of the circuit where the addition actually happens is an analog
circuit. Furthermore, the operation of the analog core is controlled and calibrated by
a number of digital units.
2.3.1 Adding in a Capacitor
Computing a 4-bit addition with one analog unit is done by basically pouring currents
into a capacitor (reservoir), as shown in Figure 2-1. That is, the adder exploits
Kirchoff’s Current Law or the integrating action of a capacitor as a basis function.
Assuming ideal conditions (i.e., linear capacitor, no leakage, etc.) the voltage across
the capacitor VC is given by
Q = CVC = IREFTON (2.1)
∴ VC = IREFTON/C (2.2)
where IREF is the reference current charging the capacitor and TON is the length of
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(a)
(b)
Figure 2-2: (a) An external reference clock is used to generate the enable signal
IEN for the current source. When the current source is turned on, it charges the
capacitor, and charging for one clock period is equivalent to adding one LSB to the
capacitor. When the voltage across the capacitor exceeds the reference voltage VREF ,
an overflow signal is fired. (b) The comparator block compares the charged voltage
with the reference voltage.
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the time when the switch is closed. When C and IREF are constant, VC becomes
proportional to TON . In the designed system, this voltage is the internal analog
variable that stores the added value.
Next, in order to make the desired TON , a time reference is needed; I simply use
a 250 kHz external clock as a global time reference. Charging the capacitor for one
clock period with IREF is then defined as “adding one LSB” of a digital number, as
can be seen in Figure 2-2(a). Thus, conversion from a digital number to the analog
variable VC is done by using the reference clock to generate the signal IEN in Figure
2-2(a) whose pulse width is proportional to the digital number. By enabling the
current reference IREF with IEN, we can obtain VC which is also proportional to the
digital number. Note that use of “time” as an intermediate variable for conversion is
advantageous because time is naturally extremely accurate.
Another component we need for the 4-bit adder is a reference voltage to indicate
an “overflow” point, or the point where “the sum of the two numbers is greater
than 15.” When the overflow occurs, the 4-bit adder should immediately reset itself
(flush) and add the rest. VREF in Figure 2-2(a) corresponds to that reference voltage.
Its value resides in somewhere between 15 to 16 such that numbers greater than 15
generate the overflow. In order to achieve the highest noise margin, VREF should be
as close to 15.5 as possible. This issue will be discussed in detail in Section 2.5.5.
Finally, an analog comparator shown in Figure 2-2(b) is used to compare the added
voltage with the reference voltage and fire the overflow signal.
2.3.2 Architecture
Figure 2-3(a) shows the general form of a digital adder, where two 4-bit full adders
are cascaded to become an 8-bit adder. A carry-out of the LSB (right) block is used
as a carry-in of the MSB (left) block. Next, the collective analog form of the 4-
bit full adder is shown in Figure 2-3(b). Note that it is one of the cascaded units.
The two 4-bit digital numbers (A[3:0] and B[3:0]) and the sum output (S[3:0]) are
the same as the digital adder. However, Cin (carry-in) and Cout (carry-out) signals
are represented as pulses rather than fixed digital values. In addition, there are an
31
(a)
(b)
(c)
Figure 2-3: (a) The general form of a cascaded digital adder. (b) A 4-bit collec-
tive analog adder block, showing inputs and outputs. (c) The block diagram of the
designed collective analog adder.
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external clock input (Clk) and request signals (Cal, Add, Read).
The block diagram of the designed collective analog adder implementing the block
in Figure 2-3(b) is shown in 2-3(c). As can be seen in the figure, the adder is a
combination of analog units and digital units: Analog units consist of a current
source (IREF ), capacitors (CA, CB, and CREF ), an Analog Switching Network, and a
comparator. Digital units consist of a time-based digital-to-analog converter (Time
DAC), a Calibration Unit, a Read Unit, and a Finite State Machine. For addition,
initially, two 4-bit digital numbers to be added are stored in registers in the Time
DAC. When the adder receives an “Add” pulse, the Time DAC converts those digital
numbers to analog voltages by turning on the current source for some time to charge
the capacitors. This charging time is implemented to be proportional to the values
of the digital numbers, so the voltages added to the capacitors are also proportional
to the digital numbers.
Next, the converted voltage is compared to the reference voltage which is cali-
brated and stored in CREF . If the added voltage on the capacitor becomes greater
than the reference voltage, the comparator generates a pulse signal indicating an
“overflow,” or “carry-out.” The reference voltage is periodically calibrated by the
Calibration Unit such that the sum up to 15 does not generate the overflow pulse but
the sum between 16 and 31 does. When a “Read” pulse is received by the adder, the
Read Unit reads the voltage stored on the capacitor as a 4-bit digital number. Thus
it operates as a simple analog-to-digital converter. Every step of these operations in
this adder is controlled by the Finite State Machine. In addition, every operation is
performed in an asynchronous and self-timed fashion.
2.3.3 Four Phases for Addition
In this section, I establish a procedure for addition and extend it to general collective
analog computation systems.
Figure 2-4 depicts four phases required for addition and relevant waveforms in the
designed collective analog adder. First of all, in the “Add” phase, the first digital
number to be added is converted to an analog voltage by charging Cap A (CA in
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Figure 2-4: Four phases for addition.
Figure 2-3(c)) with IREF . Then, the second number is charged on Cap A in the
same way (also in the Add phase). However, when the voltage on Cap A exceeds
the reference voltage VREF , it is considered an “overflow” event. From this moment,
Cap A is reset and the rest of the voltage is charged on Cap B. This is done by the
Analog Switching Network in Figure 2-3(c), which disconnects IREF from Cap A and
connects it to Cap B.
Next, in the “Carry” phase, a carry, having a value of 1 LSB, is added on the
active capacitor (Cap B if overflow occurred and Cap A if not), only if an input carry
exists. The overflow can also occur while adding the carry.
In the subsequent phase, the “Copy” phase, the voltage on Cap B is copied to
Cap A, only if the overflow occurred during either the Add or the Carry phase so
that the result is stored in Cap B. That is, if no overflow occurred, Cap B is not used
and therefore the copying is not needed.
Finally, in the “Read” phase, Cap B is charged one by one until the voltage on it
exceeds the voltage on Cap A. Meanwhile the number of “charging one” is counted.
This process converts the analog voltage on Cap A to a digital output (sum). More
detailed explanation on the reading process can be found in Section 2.5.4.
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Figure 2-5: The purpose of the Copy phase is to compensate the delay error. The
lost voltage during the Add/Carry phase is recovered in the Copy phase.
The Goal of the Copy Phase
One obvious advantage of having the Copy phase is that it makes the final sum to
be always stored in Cap A regardless of the overflow. Thus, we can always read the
value in Cap A by using Cap B. This makes the control circuit simpler and eliminates
some sources of errors due to using multiple capacitors for reading.
However, the primary object of the Copy phase is to compensate the comparator
delay error. Figure 2-5 depicts this point. When the comparator compares the voltage
across Cap A and VREF , it needs some time to compare them and produce the result.
Consequently, switching of the active capacitor from Cap A to Cap B is delayed for
some time. Since time is equivalent to voltage in the designed system, some voltage
is “lost” due to this delay (minus bar in the figure), and the added result after the
Add/Carry phase is smaller than the desired value. However, by copying the voltage
across Cap B to Cap A, another comparison takes place. This also brings about some
delay, so now some voltage is “added” (plus bar in the figure), which recovers the lost
voltage.
Likewise, the input offset voltage of the comparator can be cancelled by copying,
given that the settings seen by the comparator are similar for both comparisons.
In this case, the sign of the error can be opposite (error voltage added during the
Add/Carry phase and subtracted during the Copy phase). However, in the designed
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system, the offset voltage is compensated by different methods, the digital calibration
(see Section 2.5.5) and the autozeroing (see Section 2.5.2).
If we assume that the delay of the comparator is always the same, the Copy phase
gives us a perfect cancellation of the error; unfortunately, the error depends on the
input voltages of the comparator and the branch of the comparator (see Section 2.5.2).
Furthermore, the delay error mentioned so far actually contains the digital gate delay
between the comparator and the Analog Switching Network, which is also not the
same in the Add/Carry phase and the Copy phase (see Section 2.4.2). However, the
copying method still is a good first-order error cancellation technique that cancels
most of the error.
A Generalized Computation Procedure
The sequence of the operation depicted in Figure 2-5, Add-Carry-Copy-Read, can
be generally applied to collective analog computation systems. In fact, although not
shown in Figure 2-5, a calibration process is needed to create the reference voltage
VREF . Therefore, the generalized computation procedure can be defined as follows
(phase names in parenthesis indicate the counterparts in the designed collective analog
adder).
1. Calibration (Calibrate phase): to calibrate the analog components to maintain
their precision.
2. Analog core computation (Add phase): to perform moderate-precision internal
analog computation, including digital-to-analog conversion.
3. External interaction (Carry phase): to interact with other units using digital-
like signals.
4. Error correction (Copy phase): to correct the errors existing in the result and
produce the final output (not necessarily needed).
5. Data restoration (Read phase): to periodically restore or save data by analog-
to-digital conversion.
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2.4 Sources of Errors
In this section, I briefly explain the sources of errors in the designed system, most
of which arise from the non-idealities of the analog components of the system. This
is the major challenge of this work, because they might cause serious malfunction of
the system unless they are properly taken care of.
Some of the errors such as charge injection and charge sharing can be made small
enough to be neglected when huge capacitors such as 1 µF are used for the computa-
tion. However, it is not desirable at all because it is against the fundamental design
philosophy of a collective analog system: maximum energy (and area) efficiency. In
other words, it is either not suitable for integrated circuits (too big capacitor size)
and not energy-efficient (high current needed to charge the capacitor). Although I
increased the capacitor size during the measurement, in the design process, I aimed
at using only 1 pF on-chip capacitors. The analysis of the sources of errors and
the design of compensation methods are thus targeted to fulfill this tiny capacitor
specification.
In section 2.5 where details of each block are explained, the sources of errors in each
block will be reminded. Then, compensation methods for them will be introduced (in
fact, one of the compensation methods, the copying scheme, is already introduced in
Section 2.3.3). It should be emphasized again that each collective analog unit ought
to be “moderate-precision,” so we need to focus more on the energy efficiency rather
than the accuracy, while designing the compensation methods. The goal is to reduce
the errors such that the total error in the worst case is less than the noise margin (0.5
LSB) of the system.
Finally, the summary of the sources of errors and their corresponding compensa-
tion methods can be found in Section 2.6.
2.4.1 Input Offset Voltage of the Comparator
Ideally, the output of the comparator should be zero if two inputs are at the same
voltage. However, due to the mismatches of internal transistors and resistors (espe-
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cially the input transistor pair) of the comparator, a small DC voltage (typically 1-10
mV) difference between the two inputs is needed to make the comparator output zero.
This DC voltage corresponds to the input offset voltage of the comparator. Since the
mismatch is more like a random process, the input offset voltage can either be plus
or minus.
In the designed collective analog adder, the comparator is the core element for the
computation, so it is important to take care of this input offset voltage. Otherwise,
the overflow can occur outside its proper range and the output of the Read Unit can
be off by one or more LSBs. The error is thus compensated by the autozeroing, digital
calibration, and careful layout, as described in Section 2.5.2.
2.4.2 Comparator and Digital Gate Delay
Whenever the comparator is used in the designed system, one input voltage is held
constant (VREF in the Add/Carry phase and VA in the Read phase) and the other
input voltage is increased until it exceeds that constant voltage such that the output
of the comparator changes its state (from “low” to “high” or vise versa). Since
the gain of the comparator is not infinite in practice, however, a very small excess
voltage would not change the output of the comparator enough to be regarded as a
state change (for the following digital buffer). In addition, even though the input is
instantly changed to create a large excess voltage in the input, it still takes some time
for a comparator to switch its output (relevant to the slew rate). These effects both
contribute to the comparator delay.
Digital gates and flip-flops also create some delay. For instance, suppose the
overflow occurred in the Add phase so we need to change the active capacitor to Cap
B. After some delay, comparator flips its output state. This information is sent to
the Finite State Machine in Figure 2-3(c) after propagating through a few digital
gates. In the Finite State Machine, some flip-flops then change their states. After
that, a signal is made and sent to the Analog Switching Unit, which disconnects IREF
from Cap A and connects it to Cap B. Therefore, these digital logic delays combined
with the comparator delay becomes the total delay for the switching of the active
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Figure 2-6: Charge sharing can ruin the voltages on the capacitor nodes.
capacitor.
The delays described here are depicted in Figure 2-5 (yellow bars with minus and
plus signs) and are compensated by the copying process, as described in Section 2.3.3.
2.4.3 Sensitive Memory Nodes
The three capacitors used for computation, when not being charged by the current
source, are kept “floating”. They are thus “analog memories” that hold analog volt-
ages for a certain amount of time. However, the analog memory cannot hold its value
virtually forever like a digital memory because of noise and leakage. Furthermore, as
mentioned in Section 2.4, tiny capacitors are used in the designed system, so they are
considerably more sensitive to various sources of errors.
The first source of error that can affect the capacitor node is the charge injection.
When an analog MOS transistor switch is turned off, the charges accumulated in its
channel are injected to the source and drain of the transistor. In the designed system,
the capacitor is placed at the drain of the switch transistor. Therefore, if the amount
of the injected charge to the drain is ∆Q and the capacitor size is C, the change in
the capacitor voltage is ∆Q/C.
The second source of error, the clock feedthrough, is also due to the switching of
the switch transistor. When the gate voltage changes abruptly between GND and
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VDD, it results in the change in the drain and source voltage through the parasitic
capacitance Cgd and Cgs.
Third, the capacitor node voltage can also be affected by the charge sharing,
which refers to the redistribution of charge when two floating capacitor nodes are
connected. This phenomenon is depicted in Figure 2-6: According to the operating
sequence described in Figure 2-5, sometimes voltages on Cap A and Cap REF are
compared and sometimes voltages on Cap A and Cap B are compared. This means
that some sort of “selection circuitry” is needed for the comparator inputs. Suppose
we want to realize this selection by putting a multiplexer to select between Cap B
and Cap REF for one comparator input, as shown in Figure 2-6. When Cap B is
selected, the charge is shared between Cap B and the input parasitic capacitance of
the comparator (Cpar in Figure 2-6). Next, when Cap REF is selected, the charge is
shared between Cap REF and Cpar. Thus, the voltages on Cap B and on Cap REF
will change, depending on their initial values.
Finally, due to the leakage current of the capacitor, the voltage across the capacitor
decreases gradually over time. Thus it is important to periodically restore the node
voltage or to convert the voltage to a digital value before the leakage error becomes
significant. During the measurement, the direct contact between the capacitor node
and a probe should be avoided, because it increases the leakage current.
The effect of the above sources of errors during actual measurement can be found
in Figure 2-32. Various methods such as differential pair transistors, minimum size
transistors, and the multi-branch comparator are used to reduce those errors, as
described in Section 2.5.1 and 2.5.2.
2.4.4 Capacitor Mismatch
When there is a capacitor mismatch ∆C between two capacitors, the difference in
voltage is ∆V = IT/∆C, assuming that I and T are constant. For instance, when 1
LSB is 30 mV in Cap A and Cap B is 5 % smaller than Cap A, the result of charging
15 LSB is 450 mV in Cap A and 473.7 mV in Cap B. The difference between two
voltages is 23.7 mV, which corresponds to 0.79 LSB error. This amount of error is
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not tolerable, because the error margin of the system is 0.5 LSB.
Thus, in order to avoid a false result at the output, this error should be taken care
of seriously. Both the mismatch between Cap A-Cap REF and between Cap A-Cap
B should be considered. In the designed system, the mismatch between Cap A-Cap
REF is compensated by the digital calibration (see Section 2.5.5) and the mismatch
between Cap A-Cap B is compensated by the common centroid layout (see Section
2.5.1).
2.4.5 Current-Source Mismatch
If we charge the memory capacitors with different current sources and if mismatch ∆I
exists among the current sources, the voltage error becomes ∆V = ∆IT/C. Similar
to the capacitor mismatch case, the error becomes more problematic when the value
charged in the capacitor is bigger.
To eliminate this source of error, in the designed system, a single current source
is used to charge both Cap A and Cap B (only one at a time). However, as for
Cap REF, I placed another current source to charge it. This is because simulatneous
charging of Cap A and Cap REF is required during the digital calibration. Therefore,
as can be seen in Figure 2-8, two current sources are used to charge three capacitors
in the adder. Finally, the mismatch between the two current sources is compensated
by the digital calibration.
2.5 Details of Each block
This section is to provide detailed explanations on each component of the system. I
start with analog parts of the system, which consist of current sources, capacitors,
the Analog Switching Network, and the comparator. These parts are the kernel of
the system, where the core computation (addition) takes place.
Next, digital parts are described. I first account for the details of the two units per-
forming the digital-to-analog and analog-to-digital conversion, the Time DAC and the
Read Unit, respectively. These converters are made in a simple and energy-efficient
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Figure 2-7: An on-chip PTAT current source used in the system. Figure adapted
from [15].
manner. Next, the Digital Calibration Unit which compensates several sources of
errors and the Finite State Machine which takes charge of the control of the system
are explained.
2.5.1 Current Sources, Capacitors, and Analog Switching
Network
Figure 2-7 shows an on-chip PTAT current source used in the designed system [15].
It generates a current of 50 nA independent of the supply voltage. The current level
can vary by a few nA depending on the parameter variation, but the absolute current
level is of little importance in this application. The bias voltage generated by the
current source is used to mirror the current to the Analog Switching Network and
the comparator. For the variability of the current level, several DAC bits are used,
which can be set from the outside. The capacitors used in the current source increase
power supply immunity.
The Analog Switching Network is drawn in Figure 2-8 with current sources and
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Figure 2-8: The schematic of the Analog Switching Network, drawn together with
two current sources and three capacitors.
Figure 2-9: The 2D common centroid layout of the capacitors CA and CB (1 pF each).
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capacitors. It is basically a set of switches that are responsible for the charging and
discharging of the capacitors. Inputs to the switches are generated and coming from
the Finite State Machine. M1, M3, and M6 are switches that are turned on to charge
the capacitors, whereas M2, M4, and M7 are to discharge (reset) the capacitors. M8
and M9 are used to discharge CREF in a relatively slow rate during the digital cali-
bration. Finally, M5 and M10 are differential pair transistors of adjacent transistors
that share the same current source, by which the current is always flowing through
one of the branches. That is, M5 is turned on when both CA and CB are not being
charged, and M10 is turned on when CREF is not being charged.
These differential pair transistors, M5 and M10, give us two benefits. First, they
maintain their source voltages to be constant, so that the currents charging the ca-
pacitors also become constant. If there are no differential pair transistors, when no
capacitors are being charged, those source node voltages increase almost to VDD. As
a result, next time when one of M1, M3, and M6 is turned on to charge a capacitor,
initial current level is much higher than normal because initial VGS of the switch is
high (almost VDD). Thus, the use of the differential pair transistors is a trade-off
between error and power, since we are reducing the error in the current level by con-
suming more static power. The other benefit is that it reduces the effect of charge
injection: when the switch charging the capacitor is turned off, a certain amount of
charges that were forming the channel of the transistor is dumped to the capacitor.
However, at the same time, the differential pair transistor is turned on, absorbing a
portion of the dumped charges.
The error due to the charge injection can also be reduced by using smaller size
transistors, since the amount of the charge injection increases as the transistor size
increases. The error due to the clock feedthrough is also affected by the transistor
size. Thus, for all transistor switches, minimum size transistors are used (1.5 µm/0.6
µm).
Next, as can be seen in Figure 2-8, two current sources are used, despite the
fact that the error due to the current-source mismatch can arise. This is to support
charging CA and CREF at the same time during the digital calibration, as mentioned
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in Section 2.4.5. The mismatch issue is then solved by the digital calibration, since
it guarantees the correct VREF regardless of several mismatches. Between the voltage
across CA and CB, there is no digital calibration, so the same current source is used
to charge them.
The type of the capacitor used for the system is a poly-poly (two poly layers)
capacitor supported by On-Semi 0.5 µm process, which has better linearity than
MOS capacitors. In fact, even when non-linearity exists, it is not that problematic
as long as the non-linearity is universal among all capacitors. The mismatch between
the capacitors, however, should be taken care of seriously, as described in Section
2.4.4. Just like the current-source mismatch, the mismatch between CA and CREF is
compensated by the digital calibration. Thus the focus should be on the mismatch
between CA and CB. In order to minimize this mismatch, 2D common centroid layout
is used, as shown in Figure 2-9. Although it depends on the process, we can generally
expect the mismatch less than 3 % by this technique.
2.5.2 Comparator
In the conceptual description of the collective analog computation shown in Figure
2-2(b), a comparator is used to detect the 16th incoming pulse, i.e., the overflow
point. The comparator should thus have at least 4-bit resolution to detect the voltage
difference between 15 and 16. This fact reveals that the comparator is the unit that
undertakes the major computational effort of the collective analog unit and determines
the overall resolution of the unit. Therefore, it is important to design a reliable and
energy-efficient comparator.
In the designed system, the comparator is not only used for the overflow detec-
tion, but also for the digital calibration, copying, and reading. Consequently, the
comparator is also the source of various errors. Error correction methods are thus
explored in this section, along with the design of the comparator.
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Figure 2-10: The schematic of the comparator.
Comparator Structure with Two Negative Input Terminals
Figure 2-10 shows the schematic of the designed comparator. It is a simple two-stage
amplifier, with the first stage as a preamplifier and the second stage as a high gain
OTA. The preamplifier stage is to increase the input voltage difference for the second
stage. However, it should be noted that the preamplifier has an “additional branch”
for the negative input terminal. It exists to “select the negative input terminal volt-
age” internally and avoid charge sharing.
To illustrate this point, the figure showing the cause of charge sharing in Section
2.4.3 is repeated in Figure 2-11(a). In addition, the two comparing voltages in each
phase are summarized in Table 2.1. The table indicates that in all cases, either
VA and VREF are compared or VA and VB are compared. First of all, since VA is
always included, we can fix VA as the positive terminal voltage of the comparator,
thereby simplifying the circuitry. Now, in this condition, a general implementation
Table 2.1: The two compared voltages in each phase
Phase V+ V−
Calibrate VA VB, VREF
Add/Carry VA VREF
Copy VA VB
Read VA VB
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(a)
(b)
Figure 2-11: (a) The cause of the charge sharing. (b) Charge sharing eliminated by
the comparator with two negative input terminals.
47
that satisfies the requirements in Table 2.1 would look like Figure 2-11(a): leave the
comparator and select the comparator input externally by a multiplexer. However,
as shown in Figure 2-11(a), it leads to the charge sharing problem among CB, CREF ,
and Cpar, the parasitic input capacitor of the comparator. Thus, external selection is
not desirable.
As an alternative, we can have “two negative terminals” and a positive terminal
in the comparator and let the selection occur inside, as shown in Figure 2-11(b). Now
that each capacitor node is connected to each input terminal, the node can steer
clear of being spoiled due to the external selection circuitry. Furthermore, parasitic
capacitance added to the node decreases, so the matching among capacitors can be
improved. Inside the comparator, the selection is achieved by turning on one of the
negative branches and turning off the other, as shown in Figure 2-10. Since the current
required for this action is supplied by a relatively big current source, the selection is
rapid and reliable.
It should be noted that in order to prevent the capacitors from interfering with
each other, through the source node between the comparator’s input transistors,
and to prevent the capacitors from being interfered (i.e., clock feedthrough) by the
selection signal (branch enable/disable), minimum size transistors are used for those
input transistors. This is in fact not common in the design of a comparator (or an
amplifier), because it increases the input offset voltage of the comparator due to poor
matching. Nonetheless, the top priority is to protect the sensitive capacitor node, so
we need to go with the error and put an effort to compensate it.
To this end, first, common centroid layout is used for the input transistors. It de-
creases the input offset by providing better matching. Second, the digital calibration
method is used, which is explained in Section 2.5.5. Similar to the case of capacitor
and current-source mismatches, however, this only calibrates the error between VA
and VREF . Therefore, to compensate the error between VA and VB, the autozeroing
technique is used. The technique is described in the following section.
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Figure 2-12: The analog part of the designed adder with autozeroing circuitry for the
comparator.
Input Offset Voltage Calibration by Autozeroing
Autozeroing is a circuit technique used to reduce the effect of the input offset voltage
of an amplifier by sampling the offset to a capacitor [4]. Figure 2-12 shows the analog
part of the designed adder with addition circuitry for autozeroing. It is assumed that
there is an unwanted offset voltage VOS between the positive and negative terminals
of the comparator. During the autozeroing phase, both S1 and S2 are connected to
the constant voltage VCAL and S3 is closed. Since the comparator is configured as a
unity gain buffer, assuming that the open-loop gain of the comparator is much larger
than one, the offset voltage VOS is sampled into CCAL. Next, during the normal
operation phase, S1 and S2 are connected to CB and CA, respectively, and S3 is open.
Since CCAL holds the same offset voltage, between the two comparing voltages (VA
and VB), the comparator operates as “offset-free.” As mentioned in Section 2.5.2,
this only calibrates the offset error between VA and VB and error between CA and
CREF is calibrated by the digial calibration.
Simulated Performance of the Comparator
Table 2.2 shows the summary of the simulated comparator specification. First, the
delay of 0.09 µs is relatively small compared to the 1 LSB period of 4 µs, but it
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can grow larger depending on the process variation. Thus it is still worth to have a
compensation scheme for the delay, which is the copying method described in Section
2.3.3. Implementing an accurate comparator to reduce the error is in some sense
an open-loop error correction method, whereas the digital calibration technique in
Section 2.5.5 can be viewed as a closed-loop error correction, in that it measures the
reference voltage and adjusts it until it matches with the right one.
It can also be seen from Table 2.2 that the input offset voltage of the comparator
is considerable when there is a mismatch between input transistors. However, it is
compensated by the autozeroing technique and the resulting offset voltage is only
3 mV (∼0.1 LSB1). The remaining offset voltage is due to the finite gain of the
comparator as well as unavoidable effect of charge injection and clock feedthrough
caused by S3 in Figure 2-12.
2.5.3 Time DAC
The Time DAC functions as a digital-to-analog converter of the designed system.
Interestingly, its operation is based on time. Using a clock reference and a divide-
and-interleave method, it converts a 4-bit digital input to a pulse whose width is
proportional to the input number. The pulse is then used as an enable signal (IEN)
for the current source, as indicated in Figure 2-3(c).
Functional Description
Figure 2-13 depicts the operation of the Time DAC. When a digital input number is
N-bit (N=4 in the designed system and in Figure 2-13), N clock signals are generated
Table 2.2: Simulated characteristics of the comparator
Parameter Simulated
Delay 0.09 µs
Input offset voltage (2x mismatch) 110 mV (3.5 LSB)
Input offset voltage after autozeroing 3 mV (0.1 LSB)
Power consumption 12.5 µW
1In this simulation, 1 LSB corresponds to 31.4 mV.
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Figure 2-13: The simplified operation of the Time DAC.
Figure 2-14: The block diagram of the Time DAC.
by repeatedly dividing an input clock by two and the pulse width of each clock signal
corresponds to the weight of each digital bit; i.e., the pulse width of the fastest
clock corresponds to the least significant bit (LSB) and that of the slowest clock
corresponds to the most significant bit (MSB). OUTPULSE is then generated by
looking at the first pulse of each clock signal one by one. Meanwhile, whether to send
out each pulse to the OUTPULSE or not is determined by each corresponding bit of
the digital input. Therefore, the total “time” during which the OUTPULSE is high is
proportional to the digital input value. Through the integration of the OUTPULSE,
an output voltage (VOUT) that is proportional to the digital input is acquired.
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Figure 2-15: The circuit diagram of the enable signal generator and the frequency
divider.
Block Diagram
Figure 2-14 shows the block diagram of the Time DAC. When the START signal comes
in from the Finite State Machine, the enable signal generator sends a gated clock
signal (CLK<0>) as well as an enable signal (ENABLE) to the frequency divider.
The clock is then divided a number of times in the frequency divider, as required by
the number of bits (resolution). Next, the continuous interleaved sampling (CIS) block
looks each of the clock signals in sequence to generate output pulses (OUTPULSE)
whose total width is proportional to the digital input value. Those pulses are used
to enable the constant current source (IREF) to charge a capacitor and the voltage
across the capacitor (VOUT) is an analog equivalence of the digital input2.
Enable Signal Generator and Frequency Divider
Figure 2-15 is the circuit diagram of the enable signal generator and the frequency
divider. When the Time DAC is not operating, the multiplexer waits for the START
signal. As soon as the signal arrives, ENABLE is set high which otherwise resets
all flip-flops in the Time DAC. Since the SEL bit of the multiplexer is now high,
2The current source, the current switch, and the capacitor actually belong to the analog parts
of the adder system. However, they are shown in Figure 2-14 for convenience.
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Figure 2-16: The circuit diagram of the continuous interleaved sampling (CIS) unit.
indicating the Time DAC is busy, the multiplexer blocks additional START signals
and waits for the END signal coming from the CIS block. This function potentially
prevents malfunction of the system due to unwanted START signals.
As described above, the Time DAC system is asynchronous and operates upon
request (START signal). It is not assumed that the timing of the START signal is
related to CLKIN. Thus, if CLKIN is high when ENABLE goes high, CLK GATED
immediately goes high, creating a pulse in CLK<0> shorter than an the original
pulse width. If CLK GATED is used directly as an LSB clock in the CIS block, this
shorter pulse causes some error. To avoid this problem, a D flip-flop is added to
detect the first negative edge of the CLK GATED signal. From this moment on, the
clock signal for the CIS block and the frequency divider is generated. This ensures
that the positive edge of CLK<0> is always lined up with the input clock (CLKIN)
and the pulse widths of the two clock signals are the same.
The CLK<0> signal then is sent to (N-1) number of frequency dividers, which
create N number of clock signals, CLK<N-1:0>. Representing weights of each digital
bit, the clock signals are sent to the CIS block.
Continuous Interleaved Sampling Unit
The CIS unit, shown in Figure 2-16, sequentially scans through each of the clock
signals coming from the frequency divider and determines whether or not to send their
very first pulses to the output. Initially, when the Time DAC is disabled (ENABLE
53
low), the leftmost D flop-flop is set to high and other D flop-flops are reset to low.
Then, when the Time DAC is enabled (ENABLE high), the leftmost tri-state buffer
pair (connected to DIN<0> and CLK<0>), representing the LSB bit and LSB clock,
possess the “token” so OUTPULSE becomes “DIN<0> AND CLK<0>.” Thus, if
the LSB bit of the digital input (DIN<0>) is high, the LSB clock (the fastest clock)
is present at the OUTPULSE. On the other hand, if the LSB bit is low, the LSB
clock is ignored. However, independent of the digital input bit, the first negative
edge of the LSB clock triggers all the D flip-flops, so the token is shifted to the next
D flop-flop. The OUTPULSE now becomes “DIN<1> AND CLK<1>.” The same
process is repeated until the last clock signal, i.e., the MSB clock. At the negative
edge of the MSB clock, END goes high, which is fed into the enable signal generator
and disables the whole Time DAC block. The waveforms of the clock signals and the
OUTPULSE are exactly like in Figure 2-13.
Advantages of the Time DAC
Besides the simple structure and easy-to-scale property, the advantages of the Time
DAC arises from the inherent accuracy of “time,” or using a clock signal as a reference:
a typical crystal oscillator has an error of 100 ppm and it can even be much lower.
The clock divider can also be made accurately. Thus, this structure can lead to an
extremely linear DAC suitable for various applications.
The use of only one current source for charging the capacitor eliminates the po-
tential mismatch issue. We can also use the same current source when we want to
convert the output voltage again to the digital number. Furthermore, the current
source can be used to adjust the scale factor of the DAC.
2.5.4 Read Unit
The Read Unit converts a voltage on a capacitor to a digital number. Although we
can use an analog storage cell with low leakage to hold an analog voltage [11], the
cost for holding an analog value grows with time. At some point, thus, it is better to
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Figure 2-17: The operation of the Read Unit.
Figure 2-18: The block diagram of the Read Unit.
Figure 2-19: The Read Unit has to read differently depending on the overflow status.
In order to eliminate this issue, a half LSB is added to Cap A before starting the
addition.
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convert it to a digital value. In addition, external signal representations of collective
analog computation systems are likely to be in digital forms3, so analog-to-digital
converter is an indispensable component of the system.
Figure 2-17 reveals the operation of the Read Unit, where an analog voltage
corresponding to “3” (the reason this is “3.5” in the figure is explained in the next
paragraph) is assumed to be charged in Cap A. In order to read this value, I simply
charge the Cap B repeatedly, 1 LSB at a time, until the voltage on Cap B becomes
greater than that on Cap A. This crossing point is detected by the comparator, which
fires a short pulse right at the moment. By counting the number of 1 LSB pulses
before the comparator’s firing event, we can obtain the digital equivalence of the
analog voltage. The simplified block diagram of the Read Unit can be found in Figure
2-18, where READ is the start signal, COMPOUT is the output of the comparator,
CLK is the reference clock of the system (the same clock as in the Time DAC),
1LSBPULSE is the chain of pulses having the width of 1 LSB, and DOUT<3:0> is
the 4-bit digital output of the Read Unit.
At this point, it is worth to discuss more about the number representation of the
system. When setting the reference voltage VREF (overflow point), we desire it to be
15.5. The reason is that the largest noise margin (0.5 LSB) is achieved, if the overflow
event happens at the exact middle of the 16th LSB charging. However, as can be seen
in Figure 2-19, because of the VREF of 15.5, after the overflow, the remaining 0.5 LSB
is charged to Cap B. Thus, it can be interpreted as having an 0.5 LSB offset whenever
the overflow happens. As a result, the 0.5 LSB difference in Cap A and Cap B needs
to be taken into account.
It is possible to solve it by “reading differently” according to whether the overflow
happened or not. However, a simpler method is to “always add 0.5 LSB to Cap A
before the actual addition.” Accordingly, the overflow point should now be 16 instead
of 15.5. By doing so, in both Cap A and Cap B, always an additional 0.5 LSB is
stored and the Read Unit can always work in the same way, as described in Figure
3In the designed adder system, also, digital inputs and outputs are assumed.
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2-174.
The sources of errors that can cause the false digital output of the Read Unit are
the mismatch between Cap A and Cap B and the input offset voltage of the compara-
tor. Their compensation methods are the common centroid layout (see Section 2.5.1)
and autozeroing (see Section 2.5.2 - Input Offset Voltage Calibration by Autozeroing),
respectively. Owing to the interval between the 1 LSB pulses, the comparator delay
can be ignored.
Finally, this reading mechanism is energy-efficient because it is simple and made
up with just a few digital components. However, since the pulse is charged one by
one, the reading time grows exponentially with the number of bits. This type of Read
Unit is therefore more suitable for low-resolution applications.
2.5.5 Digital Calibration Unit
General Description
The general role of the Digital Calibration Unit in collective analog computation sys-
tems is to digitally calibrate/control moderate-precision analog units so as to maintain
their precision. As they are in many ADC topologies, control parameters are nor-
mally saved as digital bits, which a DAC converts to analog variables. Then they are
applied to the analog units. Since the calibration is only executed once in a while, it
is naturally an energy-efficient process.
In the designed adder system, the precision is determined by the accuracy of the
comparator and the reference voltage VREF which is one of the comparator’s input.
Thus, the responsibility of the Digital Calibration Unit in the designed system is to
adjust the VREF such that the comparator always fires the overflow signal at the right
moment. Among all the error correction mechanisms in the system, this calibration
technique is the primary one. It is therefore devised to accurately compensate as
many sources of errors as possible.
4To avoid confusion, this 0.5 LSB matter is not mentioned in the previous sections. The same
holds for the future sections, including the digital calibration. Therefore, although VREF is stated
as 15.5, keep in mind that there is always a hidden 0.5 LSB.
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Figure 2-20: A conceptual implementation of the Digital Calibration Unit. VREF is
increased until the analog (upper) unit and a 4-bit digtal (lower) counter fire the
overflow signal at the same pulse (16th pulse).
A Conceptual Implementation
If we want to implement the Digital Calibration Unit in a way that the value of VREF
is stored as a digital number, as mentioned in the previous section, Figure 2-20 would
be one of the possibilities. It is assumed that a 5-bit or 6-bit digital number stores
the value of VREF and some type of digital-to-analog converter converts it to the
analog voltage VREF across CREF . While applying a train of 1 LSB pulses (similar
to the Read Unit) to both our analog (upper) unit and a typical 4-bit digital (below)
counter, we can compare the overflow point of both units. What is required is to
match the moment of these two overflow events (we are definitely sure that the 4-bit
digital counter overflows at the 16th pulse). Therefore, using some digital circuitry,
we can increase the 5 or 6-bit control number one by one, until the two units overflow
at the same pulse number (16th pulse).
The Real Implementation
Implementing the Digital Calibration Unit in the way described above, we can at least
guarantee that our analog unit overflows at the 16th pulse. However, one problem is
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Figure 2-21: The simplified block diagram of the designed Digital Calibration Unit.
that we only know that VREF resides in somewhere between 15 and 16 and have no
idea where exactly it is. It can possibly be at 15.1 or 15.9, resulting in a very small
noise margin.
Thus, the structure is changed such that rather than having digital control bits
to store VREF , VREF is directly adjusted based on the difference between the actual
value and the desired value, similar to the concept of the negative feedback system.
Figure 2-21 and Figure 2-22 reveal the simplified block diagram of the designed Digital
Calibration Unit and the waveforms of the signals in two different cases, respectively.
First of all, there is a clock having a period corresponding to 1 LSB and the desired
VREF is 15.5 (the negative edge of the 15
th pulse), as indicated in Figure 2-22(a).
Assuming that VREF is some unknown value, we generate the IEN signal to enable
the current source that charges Cap A from 0 to 16 and meanwhile see when the
overflow occurs. Additionally, the signal named 16thPUL is generated, which is set
high only between 15.5 and 16. Figure 2-22(a) shows the case when the overflow
occurs earlier than the 15.5 point. In this case, by generating INC VREF signal that
is high between the overflow point and 15.5, VREF is increased (the separate current
source to charge Cap REF is enabled. See Section 2.5.1). On the other hand, if the
overflow occurs later than the 15.5 point, as in Figure 2-22(b), the DEC VREF signal
which is high from 15.5 to the overflow point is used to decrease VREF (M8 and M9 in
Figure 2-8 are used). Thus, INC VREF and DEC VREF represent the voltage error
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(a)
(b)
Figure 2-22: The waveforms of the signals in the the Digital Calibration Unit, when
the overflow occurs (a) earlier and (b) later than the desired VREF (15.5).
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in VREF and in turn the amount of adjustment.
Performing the above calibration once, however, might not be sufficient to obtain
the desired VREF . The reason is that INC VREF and DEC VREF are generated with
respect to Cap A. In addition, mismatches exist between Cap A and Cap REF and
between current sources charging Cap A and Cap REF. Consequently, the amount of
adjustment through charging or discharging Cap REF with those signals might not
match with the actual error in VREF . Unless the mismatches are too big, however,
every time the calibration is performed, the overflow point “reaches closer” to the
ideal value. Therefore, the digital calibration process is designed to go through seven
identical iterations. In a nutshell, no matter what VREF is and no matter what kind
of error exists, we want to bring the overflow point to the point where 15.5 is charged
to Cap A.
Consideration about the Delay Compensation
The last aspect to consider regarding the Digital Calibration Unit is the “delay.”
Let’s assume that the only error in the system is the delay (comparator delay plus
digital gate delay. See Section 2.4.2). Figure 2-23(a) indicates the voltage that needs
to be increased when the overflow occurs at VOV ERFLOW . It is the difference between
15.5 and VOV ERFLOW . Note that VOV ERFLOW here refers to the “voltage in Cap A”
when the comparator fires the overflow signal. However, since Cap A is currently
being charged and at the same time being compared to VREF , the delay makes the
overflow point to be actually higher than VREF (i.e., the overflow occurs later than
the crossing point of the comparator input voltages). The difference between them
is represented as Vdelay in Figure 2-23(b). Thus, the actual voltage that needs to be
increased is “15.5 - VOV ERFLOW - Vdelay.”
In order to deal with this Vdelay, we can first add the same Vdelay to Cap A and do
the rest the same as before (monitor the overflow point while charging Cap A). As can
be seen in Figure 2-23(c), it gives us the desired voltage difference between 15.5 and
the current VREF . Adding the Vdelay to Cap A can simply be done by copying some
voltage from Cap B to Cap A. Since copying “0” is not reliable, I implemented it in
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(a) (b)
(c) (d)
Figure 2-23: (a) INC VREF is the voltage the needs to be increased. (b) Due to the
delay, in order to match VREF with 15.5, INC VREF+Vdelay needs to be increased.
(c) By adding Vdelay before the actual addition, the original INC VREF is increased
by Vdelay. (d) Since it is not reliable to copy “0”, “1” is copied from Cap B to Cap A
and then 14.5 is charged to Cap A.
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a way such that I first “add 1” to Cap B and copy it to Cap A to obtain “1+Vdelay,”
as can be seen in Figure 2-23(d). After then 14.5 instead of 15.5 is added to Cap A
while monitoring the overflow point. To sum up, the increased reference voltage is
given by
INC V REF = 15.5 + Vdelay − VOV ERFLOW (2.3)
= 15.5 + Vdelay − (VREF + Vdelay) (2.4)
= 15.5− VREF (2.5)
Thus, VREF after the compensation becomes 15.5. Furthermore, even when all kinds
of sources of errors are present, I am able to set VREF to be equivalent to 15.5
through this technique. Note that this does not mean those two quantities are equal
in their actual voltages. Instead, in this context, the term “equivalent” means that
the comparator sees the two value equal. The delay compensation, then, is left to the
copying mechanism5.
Consequences of the Digital Calibration
Through the process of measuring the difference between the desired overflow point
(15.5) and the actual overflow point, I could obtain the error amount, which is used to
increase or decrease the reference voltage. By observing the overflow point rather than
the actual reference voltage, the input offset voltage of the comparator is compen-
sated. However, due to the fact that the capacitor mismatch or the current-source
mismatch can make the actual amount of compensation different from the desired
amount of compensation, seven iterations of the same compensations are performed
and the overflow point approaches the ideal value in each iteration, regardless of the
mismatches. Finally, by adding back the amount of the delay, the reference voltage
is set such that it is equivalent to the “15.5 in Cap A.” These results lead to not only
the guaranteed overflow during the 16th pulse charging, but also the maximum noise
5I could have let the Digital Calibration Unit compensate the delay error too and omit the
copying method, but I preferred use it because the advantage of the simplified circuitry it gives is
quite remarkable for the actual implementation.
63
Figure 2-24: The simplified block diagram of the Finite State Machine.
margin of 0.5 LSB. This makes other parts of the design much easier.
2.5.6 Finite State Machine
Figure 2-24 shows the simplified block diagram of the Finite State Machine (FSM),
the main controller of the system. Briefly, its function can be summarized as follows.
1. It controls the sequence of the entire addition process, “Add-Carry-Copy-Read,”
by saving and altering necessary states in digital memories.
2. It receives request signals for charging the capacitors (Cap A, Cap B, and Cap
REF) from other units. Combining them with its own request signals, the FSM
generates enable signals, which are sent to the Analog Switching Network to
charge those capcitors. In the same way, the FSM generates capacitor reset
signals.
3. It receives carry-in and end-in signals6, saves them, and processes them in the
Carry phase.
6From the digital circuit point of view, the designed adder is a self-timed circuit, which operates
by request and generates an acknowledgement signal to indicate the completion of the operation.
Thus, each digital unit in the system also starts its operation when some sort of “start” pulse comes
in and generates some “end” pulse when its operation is done. This end-in signal above is also an
acknowledgement signal coming from the previous adder unit, which indicates that the addition in
that unit is completed.
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4. It keeps track of which of the two capacitors, Cap A and Cap B, is active (to
be charged by the current source). This is determined by the phase and the
overflow status. To check the overflow status and the completion of copying,
the FSM also receives the comparator output.
5. It sends request signals to other units. For example, it requests the Time DAC
to convert a digital number to output pulses, and requests the Read Unit to
start the reading operation.
6. It selects the negative terminal input of the comparator between VB and VREF
according to the phase.
Next, the detailed operation of the FSM in each phase is as follows.
Cleanup Phase
When the Add signal in Figure 2-24 arrives, the entire FSM is enabled. It first sends
the Autozero signal to the comparator which does autozeroing to compensate the
input offset voltage (see Section 2.5.2 - Input Offset Voltage Calibration by Autozero-
ing). Next, it sends the ResetCap and Add1/2 signals to the Analog Switching Unit,
one by one, to reset Cap A and Cap B and to add 0.5 LSB to Cap A (see Section
2.5.4), respectively. The FSM then proceeds to the Add phase.
Add Phase
The FSM sends the first DACEnable signal to the Time DAC, which requests the
Time DAC to convert the first digital number to the pulses whose total width is
proportional to the digital value. The FSM receives these pulses (along with the
DACComplete signal indicating the completion of the conversion) and uses them to
generate the AddToCapA signal to enable the current source to charge Cap A in the
Analog Switching Unit. Similarly, the FSM repeats this process to convert the second
digital number to the Time DAC output pulses and charge Cap A. Meanwhile, if the
comparator fires a pulse to indicate the overflow, the FSM immediately switches the
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active capacitor to Cap B and sends AddToCapB instead of AddToCapA to add the
remaining value to Cap B. When the second DACComplete signal is received from
the Time DAC, the FSM proceeds to the Carry phase.
Carry Phase
During this phase, the FSM waits for carry-in (Cin) and end-in (Endin) signals. If
Cin comes, the FSM sends the AddCarry signal to the Analog Switching Unit to add
1 LSB to the active capacitor. If Endin comes, the FSM recognizes that there is no
carry-in coming from the previous unit, so it proceeds to the next phase. However,
before moving on to the Copy phase, the FSM waits for one clock cycle doing nothing
(I call it the hidden “Wait 1 phase”). This is to give some more time to reset Cap
A; when the overflow occurs during the Carry phase, the active capacitor is switched
to Cap B at the last minute and there is little time to reset Cap A, which is used
again right after the Carry phase for copying. In addition, it is possible that due to
the comparator and digital gate delay, the comparator fires the pulse late. Thus, this
“Wait 1 phase” gives some more time also for the comparator to check the overflow
(this is the last chance to detect the overflow).
Copy Phase
When overflow happened, the FSM sends the CopyToCapA signal to the Analog
Switching Network to charge Cap A until the comparator fires a pulse. On the other
hand, when no overflow happened, this copying process is skipped. Finally, the FSM
sends ReadEnable signal to the Read Unit, which triggers the reading function.
2.6 Revisit: Sources of Errors (with Compensa-
tion Methods)
Table 2.3 summarizes how each of the sources of errors described in Section 2.4 is
compensated in the designed adder system. First, the input offset voltage of the com-
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parator is compensated by two different methods: the digital calibration compensates
the offset between VA and VREF and the autozeroing technique compensates the offset
between VA and VB. The delay of the comparator and digital gates is compensated
by the copying method. Sources of errors affecting the small memory capacitor nodes
(charge injection, charge sharing, clock feedthrough, and leakage) are compensated
by the use of differential pair transistors for switches, minimum size transistors for
input transistors, and the comparator with two negative input terminals. As for the
capacitor mismatch, CA-CREF mismatch is compensated by the digital calibration
and CA-CB mismatch is reduced by the 2D common centroid layout. Finally, the
mismatch between the two current sources used to charge the memory capacitors
(one for CA/CB and one for CREF ) is compensated by the digital calibration method.
Since CA and CB are charged by the same current source, no mismatch issue arises
between them.
The sources of errors in Table 2.3 are in fact ubiquitous in general collective
analog systems or hybrid systems, particularly for those based on a capacitor (where
the computation actually takes place), a current source (to perform the computation
by charging the capacitor), and a comparator (to compare an internal variable with
a reference). Therefore, the error correction methods described above are generally
applicable to those systems.
Table 2.3: The sources of errors in the designed system and their corresponding
compensation methods
Source of Error Compensation Method
Comparator input offset voltage Digital calibration, autozeroing
Comparator & digital gate delay Copying method
Sensitive memory nodes Differential pair switch, transistor sizing,
(charge injection, charge sharing, two-branch comparator
clock feedthrough, leakage)
Capacitor mismatch Digital calibration, common centroid layout
Current-source mismatch Digital calibration, using same current source
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Figure 2-25: Simulated waveforms of the designed adder showing the Add, Carry,
Copy, and Read phases. 15+15+1(carry-in)=15+carry-out is computed.
2.7 Simulation Results
2.7.1 Ideal Simulation Results
The design and simulation of the adder system is done in Cadence 5.10.41 with On-
Semi 0.5 µm technology files. Figure 2-25 shows the simulated waveforms of the
designed adder, where 15+15+1(carry-in)=15+carry-out7 is computed. The wave-
forms are similar to those in Figure 2-5 which is used to show the concept of the four
phases for addition. In the Add phase, two 15s are added sequentially, each 15 as
8+4+2+1 according to the operation mechanism of the Time DAC. It can be seen
that the overflow occurs as soon as the voltage in Cap A (blue) reaches VREF (15.5),
and from this moment on, the remaining number is added to Cap B (green). Next,
the carry (1 LSB) is added to the active capacitor (Cap B in this case) in the Carry
phase, and the voltage in Cap B is copied to Cap A in the Copy phase. Finally, in
the Read phase, Cap B is charged one by one to read the voltage in Cap A.
7Carry-out is represented as the overflow in the figure.
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Figure 2-26: Simulated waveforms of the designed adder showing the digital calibra-
tion.
Figure 2-26 shows the simulated waveforms during the digital calibration. The
first seven identical patterns of VA (red) and VB (green) correspond to the digital
calibration, during which VREF (blue) reaches the ideal value (15.5) in each iteration.
It should be noted that instead of “add 1 to Cap B and copy it to Cap A” mentioned
in Section 2.5.5, “add 8 to Cap B and copy it to Cap A” is performed in the actual
implementation. Adding 15+1 is also shown in the figure to indicate that the overflow
occurs at 15.5 as desired. The error between the ideal VREF and the actual VREF is
529.10 - 523.77 = 5.33 mV. This is equivalent to the error of 0.17 LSB. Since the noise
margin is 0.5 LSB, we can conclude that the Digital Calibration Unit is functioning
properly.
2.7.2 Simulation Results with Intentional Mismatches
The designed adder is also simulated with some intentional errors inserted in the
system, as shown in Figure 2-27. Since the errors due to the sensitive memory ca-
pacitor (charge injection, charge sharing, clock feedthrough, and leakage) and the
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Figure 2-27: Simulated waveforms of the designed adder with intentional input offset
voltage, capacitor mismatch, and current-source mismatch.
delay error are already in the system, the mismatch errors (comparator input tran-
sistor mismatch, capacitor mismatch, and current-source mismatch) are intentionally
added to the system. The amount of the intentional mismatch is 30 % for each of the
mismatches.
The mismatch between the comparator’s input transistors connected to Cap A
and Cap REF, respectively, brings about the input offset voltage error between the
two nodes. The digital calibration is the method designed to compensate this error.
As can be seen in Figure 2-27, the consequence of the digital calibration is the refer-
ence voltage VREF lower than usual. This in fact the properly calibrated VREF that
generates the overflow at 15.5, in spite of the input offset voltage. That is, VREF is
decreased by the amount of the offset error. During the “Add 15+15+1(carry-in),”
therefore, it can be observed that the overflow point is the same as before (without
error) even though VREF seems to be lower. The final error in VREF after the com-
pensation is (VREF real + VOS) - VREF ideal = (481.50 + 47.40) - 523.77 = 5.13 mV.
This is equivalent to the 0.16 LSB error.
Similarly, due to the mismatch between the comparator’s input transistors con-
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nected to Cap A and Cap B, respectively, the input offset voltage is generated, which
is compensated by the autozeroing method. After the autozeroing is completed, the
offset error is stored in the autozeroing capacitor placed between Cap B node and the
negative input terminal of the comparator (CCAL in Figure 2-12). In Figure 2-27, the
difference between VB (green) and the actual input of the comparator (pink) corre-
sponds to this offset voltage. As a result, the copying and reading are done correctly;
we can see that they are done as if there is no offset error between VA (red) and VB
(green).
Finally, the effect of the capacitor and current-source mismatches can be noticed
from the fact that VREF momentarily goes higher than desired VREF during the digital
calibration. However, as can be seen in Figure 2-27, VREF finds its right value after
seven iterations.
2.7.3 Simulated Specifications
Table 2.4: Simulated performance characteristics of the system
Parameter Value
Technology On-Semi 0.5 µm
Supply voltage 2.5 V
Clock frequency 250 kHz
Memory capacitor size 1 pF
IREF 9.25 nA
VREF 523.8 mV
1 LSB voltage 31.4 mV
Calibration time ∼800 µs
Add∼Read time ∼400 µs
Compensated error in VREF 0.17 LSB
Power consumption (comparator) 12.5 µW
Power consumption (total) 19.4 µW
The simulated performance of the designed 4-bit adder is summarized in Table
2.4. The compensated error of 0.17 LSB in VREF is within the noise margin of
0.5 LSB, so it is guaranteed that the designed adder always produces the correct
answer. It should also be noted that the 1 LSB voltage is smaller than V = IT/C =
9.25nA× 4µs/1pF = 37 mV, which is due to the parasitic capacitance seen from the
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Figure 2-28: The die photograph of the 4-bit collective analog adder chip.
memory capacitor node. Thus, it is important to minimize this capacitance as well
as to match it between CA and CB, through the careful layout. Finally, the power
consumption of the system is dominated by the comparator. Thus, it is obvious that
the energy-efficient implementation of the comparator is crucial to the design of an
energy-efficient collective analog computation system.
2.8 Measurement Results
Measurement Setup
The die photograph of the collective analog adder system is shown in Figure 2-28.
It is mounted on a printed circuit board (PCB) designed using Altium Designer. In
addition, in order to generate necessary digital input signals and display the outputs
of the chip, a Digilent Nexys2 Spartan-3E FPGA board is used. The FPGA board
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Figure 2-29: The designed PCB board, connected with a Digilent Nexys2 Spartan-3E
FPGA board.
and the PCB, connected via 100-pin Hirose FX2 connector, are shown in Figure 2-29.
The PCB is designed such that it can support up to two adder chips. Another
important feature is that since memory capacitor nodes (Cap A, Cap B, and Cap
REF) are directly connected to chip pin-outs, analog buffers (op-amps configured as
unity gain amplifiers) are placed in the PCB to observe the waveforms of those nodes
without affecting them. It is also possible to add more capacitors in those nodes if
necessary. The array of switches at the bottom of the PCB is to select the DAC bits
that control the level of the current sources charging the memory capacitors and the
comparator bias currents.
I/O devices in the FPGA board are fully utilized to ease the measurement: Eight
slide switches at the bottom of the FPGA board are used to represent the two digital
numbers to be added (the first four for the first number and the second four for the
second number). Then, by pushing the button8 at the switches’ right, the calibration
and addition (Add∼Read) of the chip are triggered. Once the computation is done,
the FPGA board reads the outputs of the chip and displays them, the sum on the
8Each of the four buttons has its own function. The first button is to set whether to insert
carry-in or not. The second is to perform a 8-bit addition. The third is to test the function of the
FPGA board. The last one is to perform a 4-bit addition.
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seven-segment display9 and the overflow on the LED (green light).
Measurement Results
Table 2.5: Measured performance characteristics of the system
Parameter Value
Technology On-Semi 0.5 µm
Supply voltage 2.5 V
Clock frequency 250 kHz
Memory capacitor size 59 pF
IREF 830 nA
VREF ∼900 mV
1 LSB voltage 56.3 mV
Calibration time ∼800 µs
Add∼Read time ∼400 µs
Compensated error in VREF < 0.5 LSB
Power consumption (analog parts) 11.0 µW
Power consumption (total) 16.4 µW
Chip size 1.5 mm × 1.5 mm
Five test-chips were measured and they all showed correct computation results for
all possible input sets. Thus, the functionality of the designed collective analog adder
system is proved. It is also proven that the error correction mechanisms incorporated
in the system operate as intended. Table 2.5 summarizes the measured performance
of the designed system.
The biggest difference from the simulation is the bigger capacitor size, which is due
to two sources of errors that I underestimated. The first source of error is the coupling
between the memory capacitor nodes. It seems that this coupling has become bigger
than the simulation because of metal-to-metal parasitic capacitances and coupling
through the ground and substrate of the chip. It would have been much better if the
memory capacitors are placed far from each other. The second source of error is the
input offset voltage of the comparator varying with comparing voltages. Since the
9The FPGA converts the 4-bit sum output to a decimal number before displaying it. The left
two digits of the four seven-segment displays are the theoretical value computed by the FPGA and
the right two digits are the sum output received from the chip. In Figure 2-29, for example, since
15+15+carry is computed, the left two digits display 15+15=30 and the right two digits and the
LED show the correct sum (15) and the carry output of the chip.
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Figure 2-30: Measured waveforms of the adder chip, showing the digital calibration,
adding (0+1+carry), and reading.
autozeroing is always done in a fixed voltage, the comparator is offset-free in that
voltage but not in other voltages.
Figure 2-30 and Figure 2-31 shows the measured waveforms of the chip computing
“0+1+carry” and “15+15+carry,” respectively. It can be observed that when one
voltage changes, other voltages also change toward the same direction, due to the
coupling effect mentioned above. Comparing the two figures also shows the different
input offset voltages of the comparator in the Read phase when comparing voltages
are low (Figure 2-30) and high (Figure 2-31). See when the voltage on Cap B (blue)
stops increasing after passing the voltage on Cap A (yellow). This problem does
not arise in the reference voltage VREF because the comparing voltages are always
the same, whereas the Read Unit has to read different voltage levels and in turn
compare different voltage levels. A good solution to detour around this problem is
to implement the Read Unit in such a way that instead of charging Cap B to read
Cap A, the voltage in Cap A can be increased one by one until it passes VREF and
overflows. If we down-count a counter one by one at the same time, the output of
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Figure 2-31: Measured waveforms of the adder chip, showing the digital calibration,
adding (15+15+carry), copying, and reading.
the counter right after the overflow will be the correct output. In this case, every
comparison occurs around VREF , so we can avoid the problem of the varying offset
voltage.
In this chip, however, bigger external capacitors (47 pF) are placed right before
the analog buffer to solve the problem. It mitigates the effect of the coupling. Fur-
thermore, I placed 10 pF more for Cap A. This results in a faster increase in the
voltage on Cap B. Then, given a certain charging time, the voltage on Cap B reaches
the firing level of the comparator quicker, thereby reading a “smaller” value. This
counteracts the effects of the coupling and the varying input offset voltage, both of
which tend to make the Read Unit read a “bigger” value.
The most important task for successful measurement of this system is to “protect
the three analog memory nodes.” This includes reducing the coupling error as men-
tioned above. Other efforts should also be spared, such as separating the nodes from
digital signals, minimizing their trace lengths, and refraining from directly putting
probes on them. When probes are directly touching these nodes, horrible waveforms
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Figure 2-32: Measured waveforms of the adder chip (previous version), showing clock
feedthrough and leakage.
are observed, as shown in Figure 2-32. The probes not only add unwanted capaci-
tances to the nodes but also significantly increase the leakage current. Figure 2-32
also shows the effect of clock feedthrough. Whenever there is a switching of a digital
signal, a jiggling is observed.
The final measurement of the system was to test scalability. That is, multiple
adders were connected to form an adder with a higher resolution. The photograph
of the PCB shown in Figure 2-29 indicates that two chips can be placed in a PCB.
Obviously, it is possible to send the carry-out signal of the “LSB chip (left)” to the
“MSB chip (right)” as a carry-in signal. This automatically leads to an 8-bit adder.
Likewise, two PCBs (and two FPGA boards) were used to setup a 16-bit adder.
Every input set generated a correct answer set. Therefore, the scalability as well as
the functionality of the collective analog adder system are shown.
2.9 Summary and Future Work
2.9.1 Summary
The following is the main contributions of the first part of the thesis.
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1. I presented the design of a collective analog adder system, where four moderate-
precision (4-bit) units with analog cores interact with each other via digital-
like spikes to perform a higher-precision (16-bit) addition. Its robustness and
scalability were verified experimentally.
2. Fundamental principles for designing a collective analog computation system
were established. They include the use of a capacitor, a current reference, a
comparator, and a time reference for core computation and the generalizable
operation sequence, “Calibrate-Add-Carry-Copy-Read.”
3. Sources of errors existing in the system were analyzed and categorized into five
groups. Several error correction methods were developed to compensate those
errors and maintain the precision of the system. These methods allow us to
reduce the capacitor size and in turn increase energy and area efficiency, while
maintaining the precision.
These contributions will lead to the design of an analog supercomputer that is
capable of computing highly sophisticated analog operations with remarkable energy
efficiency.
2.9.2 Future Work
Some of the future works to make further improvements in the designed system are
summarized below.
1. The energy efficiency of the system can be improved by optimizing each com-
ponent of the system. First, the most power-hungry block in the system, the
comparator, can be made to consume power only when necessary. It is totally
possible because we are aware of when the comparator should compare. Next,
increasing the frequency of the reference clock to a few MHz is not difficult,
which will reduce the computation time. The capacitor size and in turn the
reference current IREF can also be reduced. To accomplish this, the two addi-
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tional sources of errors that impaired the performance of the system should be
compensated (see Section 2.8).
2. In addition to digital memories (registers), serious utilization of analog memo-
ries (capacitors) for storing analog variables will bring about many advantages.
Most of all, energy efficiency increases because we are no more obliged to con-
vert analog variables to digital variables frequently, if analog memories can hold
their values longer. The degree of freedom for the design of the system also in-
creases because we can use two types of memories. The longer storage time of
the analog memory can be achieve by using a low leakage analog storage cell
[11].
3. We can easily incorporate the property of adaptive-precision in the system,
since the core elements for the computation (a capacitor, a current reference,
a comparator, and a time reference) have no fixed precision. In other words,
the computational core can be left unchanged and with some additional digital
circuitry, higher precision can be achieved. This is normally done at the expense
of longer computation time. In the same manner, lower precision and faster
computation can be achieved with the same circuitry. This is in fact one of the
greatest advantages of a hybrid system. For example, the dual slope ADC and
the pipeline ADC can increase their precision by merely spending more time,
and reconfigurable ADCs let the users increase the precision at the expense of
more power or more time.
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Chapter 3
Cell-Inspired Analog Transistor
Models of Bacterial Genetic
Circuits
3.1 Introduction
Similar to a neuronal network, a cellular network in a human body exhibits a col-
lective analog nature in its computation mechanism [13]; cells are highly noise and
imprecise but still produce reliable outputs by the collective analog signal processing
described in Section 1.2. Analog variables in cells are protein concentrations and
digital variables are active/inactive states of genes. These states determine mRNA
synthesis rates and in turn protein production rates. When protein concentrations ex-
ceed certain threshold levels, transitions of the states are induced, as if a comparator
changes its state in the collective analog adder system, when a voltage on a capacitor
exceeds a reference voltage.
The deep mathematical similarities between chemical reactions in cells and sub-
threshold transistor operations have shed light on the modeling of those reactions
in electronic circuit systems [13]. Previous researches have shown that mass-action
behavior and genetic logic behavior can be modeled and simulated on working VLSI
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Figure 3-1: Analogies between (a) molecular flux in chemical reactions and (b) elec-
tronic current flow in subthreshold transistors. The mean current flow and stochastics
of Poisson flow are similar in both domains. Figure adapted from [13].
chips [8, 7]. This chapter shows that compact analog current-mode circuits are effec-
tive at quantitatively modeling the behavior of genetic circuits. Experimental biologi-
cal data from genetic activator (PBAD) and repressor (PlacO) promoter circuits in E.
coli are presented. Simple subthreshold cascaded-differential-pair transistor circuits
have input-output characteristics that quantitatively represent this data. Such foun-
dational analog circuits can provide efficient conceptual, modeling, and simulation
tools for the design and analysis of circuits in synthetic and systems biology.
This chapter includes the work presented in the paper “Analog Transistor Mod-
els of Bacterial Genetic Circuits” by R. Daniel, S. S. Woo, L. Turicchia, and R.
Sarpeshkar, which was published in the 2011 IEEE Biological Circuits and Systems
(BioCAS) Conference [3]. The biological modelings and experiments described in this
chapter are done by Ramiz Daniel.
3.1.1 Similarities Between Chemical Reactions and Transis-
tor Operations
Figure 3-1 illustrates the mathematical similarities between molecular flux in chemi-
cal reactions and electronic current flow in the transistors operating in subthreshold
regime [13]. First of all, reactant and product concentrations in chemical reactions
are mapped into electron concentrations in the source and the drain of transistors,
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Figure 3-2: A simplified overview of the processes of induction, transcription, and
translation in a bacterial genetic circuit. Figure adapted from [13].
respectively. Forward and reverse reactions in chemical reactions are mapped into
forward and reverse currents in transistors. The exponential relationship between
enzyme concentrations and reaction rates is mapped into gate voltages exponentially
controlling current levels. More interestingly, even the stochastic property can be pre-
cisely modeled, because the stochastics in both cases are basically the same Poisson
shot noise. Finally, several constraints such as flux balance analysis and thermody-
namic energy balance in biochemical circuits are automatically satisfied as Kirchhoff’s
Current Law and Kirchhoff’s Voltage Law in the corresponding electronic representa-
tions, respectively. Hence, computationally intensive molecular circuits and networks
with DNA-protein interactions and protein-protein interactions can be modeled, de-
signed, and rapidly simulated in analog electronic circuits that also naturally model
their stochastics and loading interactions [13].
83
3.1.2 Bacterial Genetic Circuits
Figure 3-2 shows a simplified overview of the processes of induction, transcription,
and translation in a bacterial genetic circuit [13]: Inducer molecules such as SX induce
state changes in activator molecules1 from X to X∗ by binding to them. This binding
reaction is described by
S +X
kf
GGGGGBF GG
kr
X∗ (3.1)
where kf and kr are the forward and reverse reaction-rate constants, respectively.
Assuming the inducer concentration [S] is constant, the above reaction can be written
as
d[X∗]
dt
= kf [S][X]− kr[X∗] (3.2)
[Xt] = [X] + [X
∗] (3.3)
where [Xt] is the total amount of the activator molecules. At equilibrium, the con-
centration of the activator molecules bound to the inducer is given by
[X∗] = [Xt]
(
[S]/Kd
[S]/Kd + 1
)
(3.4)
Here, Kd = kr/kf is the dissociation constant for inducer-transcription factor binding.
The above equation is a general representation of Michaelis-Menten binding, which
will be modeled with analog transistors in this chapter.
Next, the activated transcription factors X∗ bind to the DNA at enhancer sites,
which enhances the binding of the special enzyme known as the RNA polymerase
(RNAp) to its binding site in a promoter. The bound RNAp then converts a gene in
the DNA into a messenger RNA (mRNA). This process is called transcription. The
binding of the activator molecules thus increases the rate of transcription.
On the other hand, inducer molecules such as SY induce state changes in repressor
1The activator (X) and repressor (Y) molecules are called the transcription factors.
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molecules from Y to Y ∗ by binding to them. These repressor molecules then bind
to DNA at operator sites and decrease the rate of transcription. The translation of
mRNA to protein is performed by ribosomal binding to mRNA and is not shown in
Figure 3-2. The use of activator or repressor molecules to alter the expression level
of the protein is called transcriptional regulation.
3.1.3 Translinear Circuits
Simplified analog transistor models are useful in the design and analysis of practi-
cal electronic systems since they quantitatively represent their behavior. Similarly,
we show that they are useful in quantitatively representing the functional charac-
teristics seen in cells. In fact, even relatively crude digital-logic approximations of
genetic circuits have proven useful in the past in understanding simple cellular sys-
tems [2]. However, such approximations are increasingly proving to be inadequate in
understanding more complex biological systems that experimentally exhibit analog
and noisy behavior rather than purely digital behavior. Fortunately, the deep sim-
ilarity behind subthreshold electronic current flow and molecular reaction dynamics
shown in Figure 3-1 enables an efficient mapping between genetic circuits and analog
subthreshold or bipolar electronic circuits [13].
Translinear circuits invented by Barrie Gilbert are primarily used for the mapping
to electronic circuits [5]. They are current-mode circuits that exploit the exponential
current-voltage relationship of bipolar junction transistors (BJTs) or subthreshold
MOS transistors, given by
I = λISe
ηVBE/φt (BJT) (3.5)
I = I0Se
κSVGS/φt (subthreshold MOS) (3.6)
where λ is the dimensionless constant proportional to the emitter area, IS is the
pre-exponential current of the BJT, η is the dimensionless multiplier to the base-
emitter voltage (VBE), φt is the thermal voltage (= kT/q), I0S is the pre-exponential
current of the subthreshold MOS transistor, and κS is the dimensionless multiplier
85
Figure 3-3: The schematic of a typical translinear circuit used in our modeling circuit.
Note that NMOSs in the figure are placed inside separate p-wells and their sources
are tied to the wells.
to the gate-source voltage (VGS). Note that for subthreshold MOS transistors, it is
important to tie the well to the source to remove the unwanted body effect and acquire
the above relationship. It should also be noted that the exponential characteristic
described above enables a high dynamic range signal processing, which is crucial for
the simulation of biochemical reactions.
Figure 3-3 shows a typical translinear circuit used in our model with four sub-
threshold NMOS transistors (source tied to well2). Applying Kirchoff’s Voltage Law
around the loop (red) shown in the figure yields
∑
n∈CW
Vn =
∑
n∈CCW
Vn (3.7)
which indicates that the sum of clockwise voltages (voltage rise) is equal to the sum
of counter-clockwise voltages (voltage drop). Assuming that the sizes (W/L) of the
transistors are equal, a simple manipulation of the above equation using Equation 3.6
results in
∏
n∈CW
In =
∏
n∈CCW
In (3.8)
2A process which supports p-wells for NMOSs is assumed here.
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This equation is in accordance with the translinear principle (TLP) in [5]. Therefore,
two equations can be derived from Figure 3-3:
IaIc = IbId (3.9)
IT = Ib + Ic (3.10)
Note that these equations are equivalent to Equation 3.2 and Equation 3.3 at equi-
librium, where Ia = [S], Ib = [X
∗], Ic = [X], Id = kr/kf = Kd, and IT = [Xt].
Obviously, we can manipulate the above equations and have
Ia (IT − Ib) = IbId (3.11)
Ib (Ia + Id) = IaIT (3.12)
Ib = IT
(
Ia/Id
Ia/Id + 1
)
(3.13)
which is equivalent to Equation 3.4. Thus, it can be concluded that Michaelis-Menten
binding is represented by four subthreshold MOS transistors, where chemical concen-
trations are represented by electrical current levels.
3.2 A Transistor Circuit Model of a Genetic Acti-
vator Circuit
3.2.1 A Genetic Activator Circuit
Figure 3-4(a) shows a schematic representation of a genetic circuit constructed on a
plasmid that was transfected into E. coli using standard genetic techniques [6]. The
AraC activator protein is constitutively expressed; its activation and consequent abil-
ity to stimulate transcription from the PBAD promoter is controlled by an Arabinose
(Arab) inducer. The reporter protein EGFP enables monitoring of the expression
level from the PBAD promoter via standard fluorescence techniques.
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(a)
(b)
Figure 3-4: (a) Representation of the PBAD circuit in E. coli. (b) The subthreshold
electronic circuit used to represent its operation. Figure adapted from [3].
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3.2.2 An Analog Transistor Model
The subthreshold transistor circuit shown in Figure 3-4(b) models the behavior of the
genetic circuit of Figure 3-4(a). The cascaded differential pairs quantitatively model
the Michaelis-Menten binding equations of the inducer to the activator molecule and
the activator molecule to the DNA, respectively. The R1-R2 resistive divider enables
the Hill coefficient of the inducer-activator binding to be different from that of the
activator-DNA binding. The current IZ0 represents the basal rate of transcription
when the inducer is not present.
Based on the basic form of the translinear circuit shown in Figure 3-3 and Equa-
tion 3.13 which describes it, we can derive the equation for IGFP , the total observed
fluorescence which is proportional to the protein level of EGFP in Figure 3-4(a). The
cascaded circuit model in Figure 3-4(b) can be divided into two stages, the first stage
representing the binding between the inducer (Arabinose) and the activator molecule
(AraC) and the second stage representing the binding between the inducer-activator
complex (Arabinose-AraC) and the DNA. The transcription and the translation con-
stants are included in the second stage as well. The equations describing the two
stages are given by
IX∗ = IXT
(
(Iinducer/IKm)
m
(Iinducer/IKm)
m + 1
)
(3.14)
IGFP = IG
(
IX∗/IKd
IX∗/IKd + 1
)
+ IZ0 (3.15)
where m = (R1 +R2)/R2 represents the Hill coefficient, IXT represents the total acti-
vator concentration, IKm is the Michaelis-Menten constant for the inducer-activator
binding, IKd is the Michaelis-Menten constant for the activator-DNA binding, Iinducer
is the inducer concentration, and IG represents a combined rate of transcription-
factor-dependent protein production based on combined RNA polymerase and ribo-
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somal activity. Substituting Equation 3.14 into 3.15 finally yields
IGFP = IG
 IXT
(
(Iinducer/IKm )
m
(Iinducer/IKm )
m+1
)
/IKd
IXT
(
(Iinducer/IKm )
m
(Iinducer/IKm )
m+1
)
/IKd + 1
+ IZ0 (3.16)
=
IG
1 +
IKd
IXT
(
1 +
(
1
Iinducer/IKm
)m) + IZ0 (3.17)
Remarkably, if, in the biological measurements, we set x = X/Kd, I = [Arab]/Km,
Z0 is the basal level of fluorescence, and G is a constant that represents combined RNA
polymerase and ribosomal protein production rate dependent on the transcription
factor, we find that the observed fluorescence Z is described by an equation that is
identical in form to Equation 3.17 and derived from prior modeling work described
in [1]:
Z =
G
1 + 1
x
(
1 +
(
1
I
)m) + Z0 (3.18)
3.3 A Transistor Circuit Model of a Genetic Re-
pressor Circuit
3.3.1 A Genetic Repressor Circuit
Figure 3-5(a) shows a schematic representation of a genetic circuit constructed on
a plasmid that was transfected into E. coli using standard genetic techniques [6].
The LacI repressor protein is constitutively expressed; its inactivation and consequent
ability to stimulate transcription from the PLacO promoter is controlled by the IPTG
inducer. The reporter protein EGFP enables monitoring of the expression level from
the PLacO promoter via standard fluorescence techniques.
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(a)
(b)
Figure 3-5: (a) Representation of the PLacO circuit in E. coli. (b) The subthreshold
electronic circuit used to represent its operation. Figure adapted from [3].
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3.3.2 An Analog Transistor Model
The subthreshold transistor circuit shown in Figure 3-5(b) models the behavior of the
genetic circuit of Figure 3-5(a). The cascaded differential pairs quantitatively model
the Michaelis-Menten binding equations of the inducer to the repressor molecule and
the repressor molecule to the DNA, respectively. The R1-R2 resistive divider enables
the Hill coefficient of the inducer-repressor binding to be different from that of the
repressor-DNA binding. The current IZ0 represents the basal rate of transcription
when the inducer is not present.
Based on the basic form of the translinear circuit shown in Figure 3-3 and Equation
3.13 which describes it, we can derive the equation for IGFP , the total observed
fluorescence which is proportional to the protein level of EGFP in Figure 3-5(a). The
cascaded circuit model in Figure 3-5(b) can be divided into two stages, the first stage
representing the binding between the inducer (IPTG) and the repressor molecule
(LacI) and the second stage representing the binding between the inducer-repressor
complex (IPTG-LacI) and the DNA. The transcription and the translation constants
are included in the second stage as well. The equations describing the two stages are
given by
IX = IXT
(
1
(Iinducer/IKm)
m + 1
)
(3.19)
IGFP = IG
(
1
IX/IKd + 1
)
+ IZ0 (3.20)
where m = (R1 + R2)/R2 represents the Hill coefficient, IXT represents the total re-
pressor concentration, IKm is the Michaelis-Menten constant for the inducer-repressor
binding, IKd is the Michaelis-Menten constant for the repressor-DNA binding, Iinducer
is the inducer concentration, and IG represents a combined rate of transcription-
factor-dependent protein production based on combined RNA polymerase and ribo-
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somal activity. Substituting Equation 3.19 into 3.20 finally yields
IGFP = IG
 1
IXT
(
1
(Iinducer/IKm )
m+1
)
/IKd + 1
+ IZ0 (3.21)
=
IG
1 +
IXT /IKd
1+(Iinducer/IKm )
m
+ IZ0 (3.22)
Remarkably, if, in the biological measurements, we set x = X/Kd, I = [IPTG]/Km,
Z0 is the basal level of fluorescence, and G is a constant that represents combined
RNA polymerase and ribosomal protein production rate dependent on the transcrip-
tion factor, we find that the observed fluorescence Z is described by an equation that
is identical in form to Equation 3.22 and derived from prior modeling work described
in [1]:
Z =
G
1 + x
1+Im
+ Z0 (3.23)
3.4 Simulation and Experimental Results
Figure 3-6(a) illustrates that the MATLAB fit to Equation 3.18 and the SPICE sim-
ulation of Figure 3-4(b), which is well described by Equation 3.17, both generate
identical fits to observed experimental data for the variation of fluorescence with
changing Arabinose inducer level. The SPICE fit is plotted after proportional con-
version of current to chemical concentration with 400 nA of Iinducer corresponding to
1 % concentration of the Arabinose inducer, and 1 nA of IGFP corresponding to 100
observed fluorescence units. The circuit parameters of Figure 3-4(b) corresponding
to the fits in Figure 3-6(a) were (R1 + R2)/R2 = m = 2.8, IKm = 60 nA, IXT = 50
nA, IKd = 10 nA, IG = 27 nA, and IZ0 = 0.35 nA, VL = 1 V, and VH = 4 V with
the power supply voltage being 5 V. The value of Iinducer was swept from 0.04 nA to
400 nA and all currents were maintained under 500 nA to ensure that all transistors
operated in the subthreshold regime (VT0 = 0.71 V for NMOS transistors and VT0 =
-0.92 V for PMOS transistors).
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(a)
(b)
Figure 3-6: Fits to biological fluorescence data by MATLAB functions and SPICE
simulations of the circuit of (a) Figure 3-4(b) and (b) Figure 3-5(b). Figure adapted
from [3].
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On the other hand, Figure 3-6(b) illustrates that the MATLAB fit to Equation
3.23 and the SPICE simulation of Figure 3-5(b), which is well described by Equation
3.22, both generate identical fits to observed experimental data for the variation
of fluorescence with changing IPTG inducer level. The SPICE fit is plotted after
proportional conversion of current to chemical concentration with 500 nA of Iinducer
corresponding to 1 mM concentration of IPTG, and 1 nA of IGFP corresponding to 100
observed fluorescence units. The circuit parameters of Figure 3-5(b) corresponding
to the fits in Figure 3-6(b) were (R1 + R2)/R2 = m = 2.2, IKm = 1 nA, IXT = 100
nA, IKd = 5 nA, IG = 25 nA, and IZ0 = 0 nA. The value of Iinducer was swept from
0.05 nA to 500 nA.
3.4.1 Experimental Methods
Strains and Growth Conditions
All manipulations were performed in the E. coli strain MG1655, kept in a 20 % glyc-
erol suspension at -80 ◦C. The cells were grown overnight with shaking at 37 ◦C in
Luria Bertani (LB) broth containing 50 mg/liter of ampicillin. DNA-modifying en-
zymes were purchased from New England Biolabs. Oligonucleotides were synthesized
by Integrated DNA Technology and used unpurified. PCR purification and Plasmid
preparation were performed using QIAGEN kits. Plasmids were sequenced by GE-
NEWIZ Technical. L-arabinose (Arab) and Isopropyl β-D-1-thiogalactopyranoside
(IPTG) were supplied by Sigma-Aldrich.
The cells hosting the appropriate plasmids were incubated in 3 ml of LB broth at
37 ◦C overnight in culture tubes containing 50 mg/liter of ampicillin, without inducers
present. The cultures were then diluted 100-fold in fresh LB broth in 96-well plate
format with ampicillin and the appropriate inducer. They were shaken at 37 ◦C until
the early exponential growth phase (optical density of 0.12 at 600 nm).
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Data Collection
Flow cytometry was used to collect data. All data were obtained using the BD FACS
LSR2, and contained at least 10,000 events. Events were gated by forward and side
scattering using Cyflogic (http://www.cyflogic.com/) software. The geometric means
of the fluorescence distributions were calculated. The auto-fluorescence value of E.
coli cells with no plasmid was subtracted from these values to give the fluorescence
values reported in this study.
Circuit Simulation
The SPICE circuit simulations were performed with Cadence design tools. Transistor
parameters corresponded to those in an ON-Semiconductor 0.5 µm process available
through MOSIS, a chip prototyping vendor. All transistors were sized at 60 µm/3
µm and operated in the subthreshold regime.
3.5 Discussion
The physically intuitive symmetry of the electronic circuits of Figure 3-4(b) and Fig-
ure 3-5(b), which model the genetic activator circuit of Figure 3-4(a) and the genetic
repressor circuit of Figure 3-5(a), respectively, should be noted: In the activator
circuit of Figure 3-4(b), the differential-pair arm currents that lead to increased tran-
scription correspond to increased activation of the transcription factor and increased
activator-DNA binding just as in the genetic circuit of Figure 3-4(a). In the repressor
circuit of Figure 3-5(b), the differential-pair arm currents that lead to increased tran-
scription correspond to decreased activation of the transcription factor and decreased
repressor-DNA binding just as in the genetic circuit of Figure 3-5(a). Both circuits
lead to increasing transcription with increasing inducer level in electronics and in
biology.
We have shown that the simple cytomorphic or cell-inspired electronic circuits
described here can be directly and easily validated in biological experiments. Thus,
they can have immediate impact in the design, analysis, and rapid simulation of
96
molecular circuits in cell biology [13]. In the future, they may also lead to novel
hybrid analog-digital electronic architectures that are inspired by circuits in cells
[13].
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Chapter 4
Conclusion
Two embodiments of bio-inspired collective analog computation in electronic circuit
systems were described: In the first half of the thesis, an adder system was built, mim-
icking neuronal computation using moderate-precision units and a spike-interaction
scheme. The combination of (1) the analog computation core composed of a capac-
itor, a current reference, a comparator, and a time reference, (2) the computation
sequence of “Calibrate-Add-Carry-Copy-Read,” and (3) the analysis and compensa-
tion of every sources of errors provided robustness and scalability to the system. The
design techniques listed above can serve as an effective standardized framework for
future designs of collective analog systems.
The second half of the thesis focused on analog transistor models of collective ana-
log computation in cells. Deep similarities between biochemical reactions and sub-
threshold transistor operations enabled us to intuitively model and simulate genetic
activator and repressor circuits in analog electronic circuits. Conversely, profound
design tecnhiques in analog electronics such as feedback and small signal analysis can
inspire synthetic biologists to build novel genetic regulatory circuits in cells.
Finally, the contributions of the two works in this thesis can be combined together
to lead to the design of a collective analog supercomputer chip that can generate
rapid answers to various problems, including the simulation of biological systems with
feedbacks and stochastics. Therefore, bio-inspired collective analog computation will
provide us a valuable tool that has a major impact on both electronics and biology.
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